![]() |
![]() ![]() ![]() ![]() ![]() |
![]() ![]() |
![]() |
![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() |
![]() |
Current Projects RoboAnt - by Dragos Popescu VGA Demo - by Dragos Popescu FPGA Chess Demo - by Dragos Popescu Go Reconfigure - by Dragos Popescu Video interface for MIT's Beta processor - by Dragos Popescu SBT Router Design - by DaianSova M. Filip Image Processing using FPGAs - by Dan Stefan Tudose |